Verilog Generator

Hardware and FPGA engineering teams that want an agent to draft, explain and review RTL code.

Use it now Want it running at your company?

Recommendedour rating
314gitHub stars
Apache-2.0licence
46 days agolast update

Use it now

git clone https://github.com/Eriemon/verilog-generator.git

Download ZIP Open the original ↗

Third party software. By copying, downloading or installing it you accept the Academy legal notice: you are responsible for reviewing its code and permissions before use.

README.md

Loading the file...

What it does

A skill for practical Verilog-2001 RTL work. It creates a module from a clear requirement, explains an existing design, adds semantic comments, repairs problems from real diagnostics and runs the checks the task needs.

Use cases

01Draft a Verilog module from a written requirement
02Explain ports, clocks and state of an existing module
03Fix a design using real tool diagnostics

Questions about
Verilog Generator.

What is Verilog Generator used for?

Hardware and FPGA engineering teams that want an agent to draft, explain and review RTL code. A skill for practical Verilog-2001 RTL work. It creates a module from a clear requirement, explains an existing design, adds semantic comments, repairs problems from real diagnostics and runs the checks the task needs.

How do I install Verilog Generator?

Run this in your terminal: git clone https://github.com/Eriemon/verilog-generator.git

Is Verilog Generator open source?

Yes. The code is on GitHub (Eriemon/verilog-generator) under the Apache-2.0 licence.

Is Verilog Generator safe to use?

It passed our automatic scan for credential theft, hidden instructions and risky install commands. Third party open source software. Sabemos AI does not maintain it. Check the code and permissions before you connect it to company data.

Related resources

Read the guide: Private AI on your company documents ↗